View LY61L12816UL_8478443.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ly61l12816 rev. 1.2 128k x 16 bit high speed cmos sram lyontek inc. reserves the rights to change the specificati ons and products without notice. 5f, no. 2, industry e. rd. ix, science-ba sed industrial park, hsinchu 300, taiwan. tel: 886-3-6668838 fax: 886-3-6668836 0 ? revision history revision description issue date rev. 1.0 initial issued may.26.2008 rev. 1.1 revised package outline dimension aug.26.2009 rev. 1.2 revised v term to v t1 and v t2 revised test condition of i cc /i sb1 /i dr revised features & ordering information lead free and green package available to green package available deleted t solder in absolute maximun ratings added packing type in ordering information aug.27.2009
ly61l12816 rev. 1.2 128k x 16 bit high speed cmos sram lyontek inc. reserves the rights to change the specificati ons and products without notice. 5f, no. 2, industry e. rd. ix, science-ba sed industrial park, hsinchu 300, taiwan. tel: 886-3-6668838 fax: 886-3-6668836 1 ? features ? fast access time : 10/12/15/20/25ns ? very low power consumption: operating current(normal version): 200/180/150/110/90ma(typ.) operating current(15/20/25ns ll version): 45/40/35ma(typ.) standby current(normal version): 0.5ma(typ.) standby current(15/20/25ns ll version): 20 a(typ.) ? single 3.3v power supply ? all inputs and outputs ttl compatible ? fully static operation ? tri-state output ? data byte control : lb# (dq0 ~ dq7) ub# (dq8 ~ dq15) ? data retention voltage : 2.0v (min.) ? green package available ? package : 44-pin 400 mil tsop-ii general description the ly61l12816 is a 2,087,152-bit low power cmos static random ac cess memory organized as 131,072 words by 16 bits. it is fabricated using very high performance, high reliability cmos technology. its standby current is stable within the range of operating temperature. the ly61l12816 is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application. the ly61l12816 operates from a single power supply of 3.3v and all inputs and outputs are fully ttl compatible product family power dissipation product family operating temperature vcc range speed standby(i sb1, typ.) operating(icc,typ.) ly61l12816 0 ~ 70 3.15 ~ 3.6v 10/12ns 0.5ma 200/180ma ly61l12816 0 ~ 70 3.0 ~ 3.6v 15/20/25ns 0.5ma 150/110/90ma ly61l12816(ll) 0 ~ 70 3.0 ~ 3.6v 15/20/25ns 20a(ll) 45/40/35ma(ll)
ly61l12816 rev. 1.2 128k x 16 bit high speed cmos sram lyontek inc. reserves the rights to change the specificati ons and products without notice. 5f, no. 2, industry e. rd. ix, science-ba sed industrial park, hsinchu 300, taiwan. tel: 886-3-6668838 fax: 886-3-6668836 2 ? functional block diagram control circuit ce# we# oe# decoder 128kx16 memory array column i/o a0-a16 vcc vss dq8-dq15 upper byte dq0-dq7 lower byte i/o data circuit lb# ub# pin description symbol description a0 - a16 address inputs dq0 ? dq15 data inputs/outputs ce# chip enable input we# write enable input oe# output enable input lb# lower byte control ub# upper byte control v cc power supply v ss ground
ly61l12816 rev. 1.2 128k x 16 bit high speed cmos sram lyontek inc. reserves the rights to change the specificati ons and products without notice. 5f, no. 2, industry e. rd. ix, science-ba sed industrial park, hsinchu 300, taiwan. tel: 886-3-6668838 fax: 886-3-6668836 3 ? pin configuration ly61l12816 a1 a2 a3 a4 dq15 dq0 dq1 dq2 vcc vss nc a16 dq14 dq12 dq13 dq11 vss vcc dq10 dq9 dq3 dq4 tsop ii 28 14 13 12 11 10 9 8 7 6 5 4 3 2 1 17 16 15 20 19 18 22 23 24 25 26 27 21 a15 a0 dq6 dq7 a5 a6 a7 a8 a9 dq5 dq8 a14 a13 a12 a10 nc 34 29 30 31 32 33 44 39 40 41 42 43 35 36 37 38 a11 ce# we# lb# ub# oe# absolute maximun ratings* parameter symbol rating unit voltage on v cc relative to v ss v t1 -0.5 to 4.6 v voltage on any other pin relative to v ss v t2 -0.5 to v cc +0.5 v operating temperature t a 0 to 70(c grade) storage temperature t stg -65 to 150 power dissipation p d 1 w dc output current i out 50 ma *stresses greater than those listed under ?absolute maximum ratings ? may cause permanent damage to the device. this is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. exposure to the absolute maximum rating conditions for extended period may affect device reliabil ity.
ly61l12816 rev. 1.2 128k x 16 bit high speed cmos sram lyontek inc. reserves the rights to change the specificati ons and products without notice. 5f, no. 2, industry e. rd. ix, science-ba sed industrial park, hsinchu 300, taiwan. tel: 886-3-6668838 fax: 886-3-6668836 4 ? truth table i/o operation mode ce# oe# we# lb# ub# dq0-dq7 dq8-dq15 supply current standby h x x x x high ? z high ? z i sb1 output disable l l h x h x x h x h high ? z high ? z high ? z high ? z i cc read l l l l l l h h h l h l h l l d out high ? z d out high ? z d out d out i cc write l l l x x x l l l l h l h l l d in high ? z d in high ? z d in d in i cc note: h = v ih , l = v il , x = don't care. dc electrical characteristics parameter symbol test condition min. typ. *4 max. unit -10/12 3.15 3.3 3.6 v supply voltage v cc -15/20/25 3.0 3.3 3.6 v input high voltage v ih *1 2.2 - v cc +0.3 v input low voltage v il *2 - 0.3 - 0.6 v input leakage current i li v cc R v in R v ss - 1 - 1 a output leakage current i lo v cc R v out R v ss , output disabled - 1 - 1 a output high voltage v oh i oh = -4ma 2.4 - - v output low voltage v ol i ol = 8ma - - 0.4 v 10 - 200 250 ma 12 - 180 220 ma 15 - 150 200 ma 20 - 110 150 ma 25 - 90 115 ma 15ll - 45 60 ma 20ll - 40 50 ma average operating power supply current i cc cycle time = min. ce# = v il , i i/o = 0ma others at v il or v ih 25ll - 35 45 ma normal - 0.5 5* 5 ma standby power supply current i sb1 ce# v R cc - 0.2v others at 0.2v or v cc - 0.2v 15/20/25ll - 10 50* 6 a notes: 1. v ih (max) = v cc + 3.0v for pulse width less than 10ns. 2. v il (min) = v ss - 3.0v for pulse width less than 10ns. 3. over/undershoot specifications are characterized, not 100% tested. 4. typical values are included for reference only and are not guaranteed or tested. typical valued are measured at v cc = v cc (typ.) and t a = 25 5. 1ma for special request 6. 20 a for special request
ly61l12816 rev. 1.2 128k x 16 bit high speed cmos sram lyontek inc. reserves the rights to change the specificati ons and products without notice. 5f, no. 2, industry e. rd. ix, science-ba sed industrial park, hsinchu 300, taiwan. tel: 886-3-6668838 fax: 886-3-6668836 5 ? capacitance (t a = 25 , f = 1.0mhz) parameter symbol min. max unit input capacitance c in - 8 pf input/output capacitance c i/o - 10 pf note : these parameters are guaranteed by devic e characterization, but not production tested. ac test conditions input pulse levels 0.2v to v cc - 0.2v input rise and fall times 3ns input and output timing reference levels 1.5v output load c l = 30pf + 1ttl, i oh /i ol = -8ma/16ma ac electrical characteristics (1) read cycle ly61l12816 -10 ly61l12816 -12 ly61l12816 -15 ly61l12816 -20 ly61l12816 -25 parameter sym. min. max. min. max. min. max. min. max. min. max. unit read cycle time t rc 10 - 12 - 15 - 20 - 25 - ns address access time t aa - 10 - 12 - 15 - 20 - 25 ns chip enable access time t ace - 10 - 12 - 15 - 20 - 25 ns output enable access time t oe - 5 - 6 - 7 - 8 - 9 ns chip enable to output in low-z t clz * 2 - 3 - 4 - 4 - 4 - ns output enable to output in low-z t olz * 0 - 0 - 0 - 0 - 0 - ns chip disable to output in high-z t chz * - 5 - 6 - 7 - 8 - 9 ns output disable to output in high-z t ohz * - 5 - 6 - 7 - 8 - 9 ns output hold from address change t oh 3 - 3 - 3 - 3 - 3 - ns lb#, ub# access time t ba - 5 - 6 - 7 - 8 - 9 ns lb#, ub# to high-z output t bhz * - 5 - 6 - 7 - 8 - 9 ns lb#, ub# to low-z output t blz * 2 - 3 - 4 - 4 - 4 - ns (2) write cycle ly61l12816 -10 ly61l12816 -12 ly61l12816 -15 ly61l12816 -20 ly61l12816 -25 parameter sym. min. max. min. max. min. max. min. max. min. max. unit write cycle time t wc 10 - 12 - 15 - 20 - 25 - ns address valid to end of write t aw 8 - 10 - 12 - 16 - 20 - ns chip enable to end of write t cw 8 - 10 - 12 - 16 - 20 - ns address set-up time t as 0 - 0 - 0 - 0 - 0 - ns write pulse width t wp 8 - 9 - 10 - 11 - 12 - ns write recovery time t wr 0 - 0 - 0 - 0 - 0 - ns data to write time overlap t dw 6 - 7 - 8 - 9 - 10 - ns data hold from end of write time t dh 0 - 0 - 0 - 0 - 0 - ns output active from end of write t ow * 2 - 3 - 4 - 5 - 6 - ns write to output in high-z t whz * - 6 - 7 - 8 - 9 - 10 ns lb#, ub# valid to end of write t bw 8 - 10 - 12 - 16 - 20 - ns *these parameters are guaranteed by device characterization, but not production tested.
ly61l12816 rev. 1.2 128k x 16 bit high speed cmos sram lyontek inc. reserves the rights to change the specificati ons and products without notice. 5f, no. 2, industry e. rd. ix, science-ba sed industrial park, hsinchu 300, taiwan. tel: 886-3-6668838 fax: 886-3-6668836 6 ? timing waveforms read cycle 1 (address controlled) (1,2) dout data valid t oh t aa address t rc previous data valid read cycle 2 (ce# and oe# controlled) (1,3,4,5) dout data valid high-z high-z t clz t olz t chz t ohz t oh oe# t oe lb#,ub# t bhz t ace ce# t aa address t rc t ba t blz notes : 1.we#is high for read cycle. 2.device is continuously selected oe# = low, ce# = low, lb# or ub# = low . 3.address must be valid prior to or coincident with ce# = low, lb# or ub# = low transition; otherwise t aa is the limiting parameter. 4.t clz , t blz, t olz , t chz, t bhz and t ohz are specified with c l = 5pf. transition is measured 500mv from steady state. 5.at any given temperature and voltage condition, t chz is less than t clz , t bhz is less than t blz , t ohz is less than t olz.
ly61l12816 rev. 1.2 128k x 16 bit high speed cmos sram lyontek inc. reserves the rights to change the specificati ons and products without notice. 5f, no. 2, industry e. rd. ix, science-ba sed industrial park, hsinchu 300, taiwan. tel: 886-3-6668838 fax: 886-3-6668836 7 ? write cycle 1 (we# controlled) (1,2,3,5,6) dout din data valid t dw t dh (4) high-z t whz we# t wp t cw t wr t as (4) t ow lb#,ub# ce# t aw address t wc t bw write cycle 2 (ce# controlled) (1,2,5,6) dout din data valid t dw t dh (4) high-z t whz we# lb#,ub# t cw ce# address t wr t as t aw t wc t wp t bw
ly61l12816 rev. 1.2 128k x 16 bit high speed cmos sram lyontek inc. reserves the rights to change the specificati ons and products without notice. 5f, no. 2, industry e. rd. ix, science-ba sed industrial park, hsinchu 300, taiwan. tel: 886-3-6668838 fax: 886-3-6668836 8 ? write cycle 3 ( lb#,ub# controlled) (1,2,5,6) dout din data valid t dw t dh (4) high-z t whz we# lb#,ub# t cw ce# address t wr t as t aw t wc t wp t bw notes : 1.we#,ce#, lb#, ub# must be high during all address transitions. 2.a write occurs during the overlap of a low ce#, low we#, lb# or ub# = low. 3.during a we# controlled write cycle with oe# low, t wp must be greater than t whz + t dw to allow the drivers to turn off and data to be placed on the bus. 4.during this period, i/o pins are in the out put state, and input signals must not be applied. 5.if the ce#, lb#, ub# low transition occurs simultaneously with or after we# low transition, the outputs remain in a high impe dance state. 6.t ow and t whz are specified with c l = 5pf. transition is measured 500mv from steady state.
ly61l12816 rev. 1.2 128k x 16 bit high speed cmos sram lyontek inc. reserves the rights to change the specificati ons and products without notice. 5f, no. 2, industry e. rd. ix, science-ba sed industrial park, hsinchu 300, taiwan. tel: 886-3-6668838 fax: 886-3-6668836 9 ? data retention characteristics parameter symbol test condition min. typ. max. unit v cc for data retention v dr ce# v R cc - 0.2v 2.0 - 3.6 v normal - 0.3 1 ma data retention current i dr v cc = 2.0v ce# v R cc - 0.2v others at 0.2v or v cc - 0.2v 15/20/25(ll) - 5 30 a chip disable to data retention time t cdr see data retention waveforms (below) 0 - - ns recovery time t r t rc * - - ns t rc * = read cycle time data retention waveform vcc ce# v dr R 2.0v ce# v R cc-0.2v vcc(min.) v ih t r t cdr v ih vcc(min.)
ly61l12816 rev. 1.2 128k x 16 bit high speed cmos sram lyontek inc. reserves the rights to change the specificati ons and products without notice. 5f, no. 2, industry e. rd. ix, science-ba sed industrial park, hsinchu 300, taiwan. tel: 886-3-6668838 fax: 886-3-6668836 10 ? package outline dimension 44-pin 400mil tsop- package outline dimension dimensions in millmeters dimensions in mils symbols min. nom. max. min. nom. max. a - - 1.20 - - 47.2 a1 0.05 0.10 0. 15 2.0 3.9 5.9 a2 0.95 1.00 1. 05 37.4 39.4 41.3 b 0.30 - 0.45 11.8 - 17.7 c 0.12 - 0.21 4.7 - 8.3 d 18.212 18.415 18.618 717 725 733 e 11.506 11.760 12.014 453 463 473 e1 9.957 10.160 10.363 392 400 408 e - 0.800 - - 31.5 - l 0.40 0.50 0.60 15.7 19.7 23.6 zd - 0.805 - - 31.7 - y - - 0.076 - - 3 0 o 3 o 6 o 0 o 3 o 6 o
ly61l12816 rev. 1.2 128k x 16 bit high speed cmos sram lyontek inc. reserves the rights to change the specificati ons and products without notice. 5f, no. 2, industry e. rd. ix, science-ba sed industrial park, hsinchu 300, taiwan. tel: 886-3-6668838 fax: 886-3-6668836 11 ? ordering information ly61l12816 u v - ww xx y z z : packing type blank : tube or tray t : tape reel y : temperature range blank : (commercial) 0c ~ 70c u : package type m : 44-pin 400 mil tsop-ii ww : access time(speed) xx : power type ll : low power v : lead information l : green package
ly61l12816 rev. 1.2 128k x 16 bit high speed cmos sram lyontek inc. reserves the rights to change the specificati ons and products without notice. 5f, no. 2, industry e. rd. ix, science-ba sed industrial park, hsinchu 300, taiwan. tel: 886-3-6668838 fax: 886-3-6668836 12 ? this page is left blank intentionally.

▲Up To Search▲

Price & Availability of LY61L12816UL

	To Download LY61L12816UL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .